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Abstract: Routing resources are the major bottlenecks in improving the performance and power consumption
of the current FPGAs. Recently reported researches have shown that carbon nanotube ﬁeld eﬀect transistors
(CNFETs) have considerable potentials for improving the delay and power consumption of the modern FP-
GAs. In this paper, hybrid CNFET-CMOS architecture is presented for FPGAs and then this architecture is
evaluated to be used in modern FPGAs. In addition, we have designed and parameterized the CNFET-based
FPGA switches and calibrated them for being utilized in FPGAs at 45 nm, 22 nm and 16 nm technology nodes.
Simulation results show that the CNFET-based FPGA switches improve the current FPGAs in terms of per-
formance, power consumption and immunity to process and temperature variations. Simulation results and
analyses also demonstrate that the performance of the FPGAs is improved about 30%, on average and the
average and leakage power consumptions are reduced more than 6% and 98% respectively when the CNFET
switches are used instead of MOSFET FPGA switches. Moreover, this technique leads to more than 20.31%
smaller area. It is worth mentioning that the advantages of CNFET-based FPGAs are more considerable when
the size of FPGAs grows and also when the technology node becomes smaller.
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Introduction
Current FPGAs contain many resources consisting
logic blocks, interconnect switches, SRAM cells, vari-
ety of hard coded blocks, and even some full proces-
sors. However, interconnects are the major concern in
new FPGAs. The interconnect switch resources in Xil-
inx’s Virtex-II FPGAs take around 70% of the CLB
area. Furthermore, even after careful timing-driven
packing and placement, interconnects are the domi-
nant source of delay for most designs and more than
80% of the total critical path delay is due to inter-
connect resources. In addition, the power consumption
in a typical FPGA mapped design is dominated (more
than 70%) by the interconnect resources [1]. In this
situation, improving the properties of the interconnect
switches has a considerable impact on the characteris-
tics of FPGAs. Delay and power consumption of the
switches can be reduced considerably by using Carbon
nanotube ﬁeld eﬀect transistors (CNFETs). In general,
CNFET has higher performance and lower power con-
sumption compared to silicon-based MOSFET [2] and
is very appropriate for low-voltage applications. In ad-
dition, serious challenges of CMOS technology such as
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large parametric variation, reduced gate control, short-
channel eﬀects, very high leakage currents and high
power densities, makes the scientists and researchers
eager to work toward the new nanotechnologies such as
quantum-dot cellular automata [3] and CNFETs [4-6]
as the possible successors to the conventional silicon-
based MOSFET technology. Moreover, due to the sim-
ilarities between MOSFETs and CNFETs in terms of
intrinsic characteristics and operation, CNFET seems
to be more feasible and promising, compared to the
other emerging nanotechnologies. In Ref. [7], the CAD
implications of possible new interconnect technologies
have been reviewed. Authors of Ref. [7] considered
three technologies in particular: three dimensional ICs,
carbon nanotubes (CNTs) and RF/optical intercon-
nections for longer range on-chip communication. In
Ref. [8], a brief overview of CNFET technology has
been presented and commonly raised concerns through
a series of Frequently Asked Questions (FAQs) about
carbon nanotubes have been addressed. Authors of
Ref. [8] have provided a CNFET technology outlook,
which includes a survey of challenges as well as exist-
ing and potential solutions to these challenges. They
have explained the main questions about the carbon
nanotube technology. They have described that car-
bon nanotubes can be integrated with silicon MOS-
FET, as CNFETs [8]. In Ref. [10], a carbon nanotube
based FPGA architecture has been proposed in which,
lookup tables are implemented using carbon nanotube
transistors but FPGA routing resources are designed by
nano-switch devices. In Ref. [11] a new architecture for
FPGA interconnect utilizing bundles of single-walled
carbon nanotubes (SWCNT) has been presented and
the gained performance has been compared with the
standard copper interconnects. The results of Ref. [11]
demonstrates that FPGAs, utilizing SWCNT bundle
interconnects, can achieve about 19% improvement in
average area delay product over the best performing
architecture for standard copper interconnect at 22 nm
process technology. In Ref. [12], a novel high perfor-
mance reconﬁgurable architecture, called NATURE has
been proposed that utilizes CMOS logic and nanotube-
based RAMs.
As described, in the mentioned contributions, using
the carbon nanotubes have been evaluated in CLB tran-
sistors and also in FPGA wires. However, implement-
ing the FPGA interconnect switches with CNFETs,
which signiﬁcantly aﬀects the performance of the whole
FPGA, has not been investigated.
In this paper, we adjust the basic parameters of CN-
FETs for using in modern FPGA technologies. After-
wards, we evaluate the advantages of using these tran-
sistors in FPGAs. Finally, the performance, power con-
sumption, area and sensitivity of the resulting switches
and FPGAs to the process variations are evaluated.
Our analyses show that the electrical and physical char-
acteristics of FPGAs can be improved considerably by
utilizing the CNFET-based switches.
The rest of this paper is organized as follows: section
2 reviews the carbon nanotube technology and in sec-
tion 3, the proposed hybrid CMOS-CNFET FPGA ar-
chitecture is described. Experimental results and anal-
yses are reported in section 4 and ﬁnally, section 5 con-
cludes the paper.
Carbon Nanotube Field Eﬀect Transis-
tors (CNFETs)
A carbon nanotube (CNT) is a rolled up sheet of
graphite which can be single-wall carbon nanotube
(SWCNT) or multi-wall carbon nanotube. An SWCNT
is composed of one cylinder and a multi-wall carbon
nanotube (MWCNT) has more than one cylinder. An
SWCNT can be metallic or semiconducting based on
its Chiral vector determined by (n1, n2) indices [13].
The Chiral vector determines the arrangement angle
of the carbon atoms along the carbon nanotube. If
n1 − n2 = 3k (k ∈ Z), the SWCNT is metallic and
otherwise it is semiconducting [14]. In CNFET semi-
conducting SWCNTs are utilized as the channel of the
transistor. A CNFET may have one or more SWCNTs
as its channel. The distance between the centers of two
adjacent CNTs under the same gate is called Pitch. It
directly aﬀects the width of the gate and contacts of
the CNFET. The width of the gate of a CNFET can be
calculated by the following equation [15]:
Wg = Min(Wmin, (N − 1)Pitch + DCNT) (1)
Where Wmin is the minimum width of the gate and N is
the number of adjacent SWCNTs beneath the gate. A
signiﬁcant attribute of CNFETs is that P-CNFET and
N-CNFET have the same motilities (μn = μp) which
is very important for transistor sizing of complex cir-
cuits [2]. Another important property of the CNFET
device is that its I-V characteristic is similar to a well-
tempered MOSFET device. In addition, a CNFET has
also threshold voltage which is required to turn on the
device electrostatically via the gate.
One of the great advantages of the CNFET compared
to MOSFET is that the threshold voltage of the CN-
FET is adjustable by regulating the diameter of its nan-
otubes which makes it more ﬂexible than MOSFET for
designing digital circuits. The threshold voltage of a
CNFET is nearly considered as the half band gap and














Where parameter a(≈2.49 nm) is the carbon to carbon
atom distance, Vπ (≈ 3.033 eV) is the carbon π−π bond
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energy in the tight bonding model, e is the unit electron
charge, and DCNT is the diameter of CNT. It can be
inferred from Eq. 2 that the threshold voltage of the
CNFET is an inverse proportion function of the car-



















The gate capacitance of a CNFET (Cg), which con-
siderably aﬀects the performance of the device, is
composed of three components [15,16]; gate to chan-
nel capacitance (Cgc tot), gate outer fringe capacitance
(Cfr tot) and coupling capacitance between the gate and
the adjacent contacts (Cgtg tot). Gate to channel capac-
itance of the CNFET device is composed of two com-
ponents, Cgc e and Cgc m, which are the capacitances of
the CNTs located in the edge and middle of the CNFET
device, respectively. Figure 1 shows the components of
the gate to channel capacitance of the CNFET device.
Fig. 1 The gate to channel capacitance.
Gate to channel capacitance per unit CNT length
(Cgc) can be calculated for N carbon nanotubes under
the same gate by the following equation, based on these
two parameters (Cgc e and Cgc m):
Cgc = Min(N, 2)Cgc e +Max(N − 2, 0)Cgc m (4)
The parameters of the total gate capacitance of the
CNFET device can be calculated by the following equa-
tions:
Cgc tot = CgcLg (5)
Cfr tot ≈ CfrLs (6)
Cgtg tot = CgtgWg (7)
Where, Lg and Wg are the channel length and chan-
nel width of CNFETs respectively and Ls is the length
of doped source side extension region. Cfr is the gate
outer fringe capacitance per unit CNT length, and Cgtg
is the gate coupling capacitance per unit gate width. It
is notable that Cfr can be ignored because its value is
normally quite smaller than Cgc and Cgtg [15]. As a
result, total gate capacitance can be approximated as
follows:
Cg ≈ Cgc tot + Cgtg tot ≈ CgcLg + CgtgWg (8)
In addition, the source/drain capacitance of a CN-









Where Cox is the capacitance between the gate and
channel, Csub is the capacitance between the channel
and the substrate and Cgs/gd is the capacitance of the




is only important when the substrate is
the driving (switching) gate [17].
Three diﬀerent kinds of CNFETs have been pre-
sented so far which are Schottky Barrier CN-
FET (SB-CNFET) (Fig. 2(a)), MOSFET-like CN-
FET (Fig. 2(b)) and tunneling CNFET (T-CNFET)
(Fig. 2(c)) [21-24]. However, considering these types
of CNFETs, we have chosen MOSFET-like CNFET
for our application due to its suitability for design-
ing CMOS-based architectures, likeness with MOSFET
in terms inherent electrical characteristics and device
structure and ultra high performance.
Fig. 2 Three diﬀerent types of the CNFET devices (a) SB-CNFET (b) MOSFET-like CNFET (c) T-CNFET.
The Proposed Hybrid FPGA Architec-
ture
Recently reported researches have proven the feasi-
bility of fabricating the carbon nanotubes on a silicon
wafer. In Ref. [18], a method has been proposed for
fabricating the MWCNTs with diameters ranging from
30nm to 80 nm on CMOS wafers with 100% yield. Au-
thors of Ref. [19] reported the fabrication of an inte-
grated circuit with silicon-based transistors and CNT
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interconnects operating above 1GHz. They assembled
MWCNT interconnects on the top of a CMOS chip con-
taining about 11000 transistors in 0.25μm technology.
A hybrid FPGA architecture, based on MOS and
CNT transistors, is presented in this paper to eval-
uate the proposed idea. In this architecture, CLBs
and SRAM cells are implemented by MOS transis-
tors and the FPGA wires are fabricated with metal
whereas the FPGA interconnect switches are designed
with CNFETs. This architecture is called CNPGA in
this paper. Considerable researches have been reported
on separating the routing resources in many mod-
ern FPGA technologies, especially in three-dimensional
chips [20]. CNFET-based routing switches in the pro-
posed architecture may be fabricated on a CMOS wafer
or can be constructed as an auxiliary layer in a three-
dimensional chip. In this architecture, all of the con-
ventional assumptions about FPGAs are remained un-
changed and the routing switches are changed. We
design and parameterize the various types of FPGA
switches with CNFETs to be used eﬃciently. A consid-
erable part of the contributions of this paper is focused
on the designing, customizing and comparative eval-
uating of the CMOS- and CNFET-based switches for
utilizing in the large FPGAs. Afterwards, the impacts
of the designed CNFET-based switches are evaluated
in FPGAs.
Simulation Results
In this section the performance, power consumption
and other basic features of the proposed FPGA archi-
tecture and switches are evaluated and compared with
the ordinary MOSFET-based FPGAs. We have used
Versatile Place and Route (VPR) tool [25] to investigate
the beneﬁts of CNFET-based FPGAs in a standard de-
sign ﬂow. Original VPR tool is responsible for FPGA
placement and routing but it has no power analyzer.
PowerModel [26] is an extended version of VPR that
performs power estimation for FPGAs corresponding
with the normal operation of conventional VPR. There-
fore, we have employed the PowerModel to evaluate
the improvement of CNFET-based FPGAs compared
to the conventional MOSFET-based FPGAs. The main
inputs of the PowerModel tool are architecture and de-
sign ﬁles. Architecture ﬁles describe the structure and
electrical characteristics of the FPGA including logic
blocks, IO pins, and interconnect switches. Input de-
sign ﬁles consist of the netlist of the designs. Micro-
electronics Center of North Carolina (MCNC) bench-
marks [27] have been used for testing the proposed ar-
chitecture. MCNC comprises industrial and academic
logic synthesis and optimization benchmark sets. These
benchmarks contain standardized libraries with sim-
ple and advanced circuits acquired from industry. The
MCNC circuits are utilized to examine all aspects of
FPGA architecture such as logic block type and routing
architecture. It is worth mentioning that these bench-
marks are very common in scholarly research.
The 4x4LUT is utilized as the original architecture
and two versions of the 4x4LUT architecture ﬁle are
generated to compare the proposed architecture with
the ordinary FPGAs. The ﬁrst architecture ﬁle con-
tains the parameters of the MOSFET-based FPGA
switches and the second ﬁle includes the parameters of
the CNFET-based FPGA switches. Both ﬁles are gen-
erated for 45 nm, 22 nm and 16 nm technology nodes.
Afterwards, all of the benchmarks are evaluated by
PowerModel using both architecture ﬁles and the re-
sults are compared and analyzed. We have used the
netlist ﬁles of MCNC benchmarks in .blif format, re-
mapped them and generated mapped netlist in .net
ﬁle format corresponding with the stochastic signal ac-
tivities by TV-pack. Finally, this information is fed
into PowerModel for power/delay measurement. The
utilized FPGA architecture has two types of switches:
pass-transistors (PT) and tri-state buﬀers (TB). A tri-
state buﬀer switch is used as an output buﬀer to drive
tri-state buﬀer switched wires and also as a tri-state
buﬀer within the routing. In addition, in this ar-
chitecture conventional buﬀers are used at the out-
put of the CLBs to drive the pass-transistor switched
wires and to restore the voltage levels. An architec-
ture ﬁle also contains the parameters of the switches,
including resistance (R), input capacitance (Cin), out-
put capacitance (Cout) and the intrinsic delay of the
switches (Tdel). These parameters are obtained for
both MOSFET and CNFET switches at 45 nm, 22 nm
and 16 nm technology nodes. Detailed parameters of
the switches are calibrated using Synopsys HSPICE
2007 simulator with standard CMOS technologies and
the compact SPICE model for CNFETs including non-
idealities [17,28]. This standard model has been de-
signed for unipolar enhancement-mode MOSFET-like
CNFET devices, which operates correctly for CNFETs
with the minimum channel length of 10 nm. In this
model each CNFET may include one or more CNTs
as its channel. This model also considers a realistic,
circuit-compatible CNFET structure and includes prac-
tical device nonidealities, parasitics, Schottky-barrier
eﬀects at the contacts, inter-CNT charge screening ef-
fects, doped source-drain extension regions, scatter-
ing (nonideal near-ballistic transport), back-gate (sub-
strate bias) eﬀect and Source/Drain, and Gate resis-
tances and capacitances. The model also includes a full
transcapacitance network for more accurate transient
and dynamic performance simulations. The parame-
ters of the CNTFET model and their values, with brief
descriptions, are shown in Table 1.
The values of the capacitors in the MOSFET-based
switch are obtained from the HSPICE output and the
values of the capacitors of the CNFET-based switches
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are calculated using the mentioned HSPICE model,
mainly based on Eq. 8 and Eq. 9. Moreover, the re-
sistance of the switches is obtained according to their
I-V characteristic curves. In addition, the propagation
delay (Tdel) of the switches is measured at 0.9V sup-
ply voltage at room temperature. The tri-state buﬀer
switches, including a buﬀer and a pass-transistor, are
demonstrated in Fig. 3 for CMOS and CNFET tech-
nologies. The switches are sized properly, in order to
reach the highest performance and driving capability.
The values of the basic parameters for the switches are
shown in Table 2 and Table 3. In the following sub-
sections, the characteristics of the designed CNFET-
based switches are evaluated and compared with the
conventional MOSFET-based switches and the advan-












Fig. 3 CMOS and CNFET tri-state buﬀer switches.
Table 1 CNTFET Model Parameters.
Parameter Description Value
Lch Physical channel length ≥ 10 nm
Lgeﬀ The Scattering mean free path in the intrinsic CNT channel and S/D regions 100 nm
Lss The length of doped CNT source-side extension region ≥ 10 nm
Ldd The length of doped CNT drain-side extension region ≥ 10 nm
Kox The dielectric constant of high-k top gate dielectric material 16
Tox The thickness of high-k top gate dielectric material (HfO2) 4 nm
Ksub The dielectric constant of substrate (SiO2) 4
Csub The coupling capacitance between the channel region and the substrate (SiO2) 20 aF/μm
Table 2 Basic parameters of the used CNFET switches.
Feature size Parameter
Index of CNFET
T1 T2 T3 T4 T5
16 nm Dcnt 1.5 nm 1.5 nm 2.4 nm 2.4 nm 4.3 nm
22 nm Dcnt 1.5 nm 1.5 nm 2.3 nm 2.3 nm 3.1 nm
45 nm Dcnt 1.2 nm 1.2 nm 1.5 nm 1.5 nm 2.4 nm
Table 3 Aspect ratio (W/L) of the used MOSFET switches.
Feature size
Index of MOSFET
M1 M2 M3 M4 M5
16 nm 7.125 4.06 23.75 13.87 23.75
22 nm 7.27 4.09 21.36 14.54 27.72
45 nm 3.7 2.88 14.44 9.33 14.44
Performance evaluation of the FPGA switches
In this sub-section, the power, delay and Power Delay
Product (PDP) [29] of the presented CNFET switches
are reported. In addition, they are tested extensively
in the presence of process and temperature variations
to evaluate their immunity against variability for using
in FPGAs. Table 4 shows the performance comparison
between the CMOS and CNFET switches. According
to the results, the PDP of the CNFET switches are
considerably lower than the CMOS switches.
Systematic and random process variations are the
signiﬁcant challenges in design of nanoscale devices
and circuits. As the feature size of the devices scales
down into the nanoranges, the process variations be-
come more critical and degrade the robustness and the
performance of the circuits. As a result, some simula-
tions are carried out to evaluate and compare the de-
lay, power consumption and PDP of the MOSFET and
CNFET switches in the presence of process variations
(i.e. deviations in threshold voltage and the channel
length). These variations have considerable impacts on
the performance of the nanoscale circuits. Hereupon,
Monte Carlo transient analysis is performed using the
HSPICE circuit simulator. Distribution of the diam-
eter and channel length is assumed as Gaussian with
3-sigma distribution.
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Table 4 Delay, power and PDP of the MOSFET and CNFET switches.
Feature size Switch type
CMOS CNFET
PDP
Delay (ps) Power (μW) PDP (aJ) Delay (ps) Power (μW) PDP (aJ)
improvement (%)
45 nm
Switch1 (PT) 12.46 0.08 1.00 0.85 0.02 0.14 85.25
Buﬀer 15.89 0.76 12.07 6.81 0.37 2.54 78.89
Switch2 (TB) 24.81 1.14 28.33 7.51 0.42 3.21 88.66
22 nm
Switch1 (PT) 8.39 0.05 0.45 0.77 0.01 0.005 98.68
Buﬀer 8.86 0.72 6.39 3.66 0.34 1.23 80.64
Switch2 (TB) 13.59 0.91 12.37 3.86 0.36 13.94 88.74
16 nm
Switch1 (PT) 4.58 0.04 0.17 0.67 0.002 0.001 99.07
Buﬀer 6.43 1.88 12.12 3.64 0.14 0.53 95.63
Switch2 (TB) 11.01 2.00 22.03 4.06 0.64 2.6238 88.09
Average improvement (%) 89.29
Figure 4 demonstrates the maximum variations of
the delay, power consumption and PDP of the CMOS
and CNFET switches at 45 nm, 22nm and 16 nm fea-
ture sizes, with respect to the threshold voltage varia-
tions. It can be inferred from the results that the per-
formance of the CNFET-based FPGA switches is less
sensitive to the threshold voltage variations, compared
to the MOSFET-based FPGA switches, speciﬁcally for
the smaller feature sizes and larger deviations.
Figure 5 shows the variations of the PDP of the
FPGA switches versus channel length variations at
45 nm, 22nm and 16 nm technology nodes. Accord-
ing to the ﬁgure, the CNFET-based FPGA switches
experience less parametric variations when the channel
lengths of the transistors have variations in compari-
son with the MOSFET-based FPGA switches and the
improvements are more considerable for the smaller fea-
ture sizes.
Another important characteristic of the FPGA
switches which should be taken into account is their
immunity to the ambient temperature variations. We
simulated the FPGA switches in a vast range of temper-
atures (0℃ up to 80℃) to examine their sensitivity to
the temperature variations. The power- delay products
of the FPGA switches at 16 nm, 22 nm and 45 nm fea-
ture sizes are plotted in Figs. 6(a)∼6(c), respectively. It
can be inferred from the ﬁgure that the CNFET-based
FPGA switches are less-sensitive to temperature varia-
tion rather than MOSFET-based switches, due to the
high thermal stability of CNFETs.
Performance evaluation of CNFET-based FP-
GAs
The critical path delay and the average power con-
sumption of each FPGA are evaluated at the maximum
possible operating frequency of that FPGA using Pow-
erModel and the results are given in Tables 5 and 6,
Table 5 Critical Path Delay (×10−8 sec).
Benchmark
16 nm 22 nm 45 nm
CMOS CNFET DI (%) CMOS CNFET DI (%) CMOS CNFET DI (%)
alu4 9.03 7.54 16.50 9.88 7.96 19.4 13.3 7.48 43.9
apex2 8.74 8.97 −2.63 12.0 9.48 21.1 15.1 8.46 44.1
apex4 8.12 7.62 6.16 9.45 7.60 19.5 10.6 12.0 −12.7
bigkey 6.15 4.07 33.8 6.53 3.64 44.3 7.07 5.28 25.3
des 12.6 6.02 52.2 14.0 6.71 52.2 8.79 8.32 5.33
dsip 10.8 5.20 51.8 11.7 3.57 69.6 6.62 4.94 25.3
elliptic 18.2 13.4 26.4 17.8 14.6 18.3 19.7 12.5 36.7
ex5p 11.0 9.10 17.3 9.56 7.65 20.0 11.8 6.74 43.1
ex1010 33.5 14.3 57.3 18.3 19.1 −4.33 46.8 15.5 66.8
frisc 19.4 11.3 41.7 25.2 15.0 40.4 18.6 16.3 12.5
pdc 37.9 25.1 33.7 28.8 19.6 31.9 43.7 26.8 38.7
s298 17.2 17.4 −1.16 17.6 21.6 −22.7 22.1 18.8 15.1
seq 18.8 7.16 61.9 14.7 9.00 38.8 15.2 9.64 36.4
tseng 6.42 4.69 26.9 7.92 5.65 28.7 7.77 5.62 27.6
Average improvement 30.1% Average improvement 26.8% Average improvement 29.3%
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3σ threshold voltage variation (%)
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Fig. 4 (a) Delay variation; (b) Power consumption variation; and (c) PDP variation of the FPGA switches with respect to
threshold voltage variation.
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Fig. 6 PDP of the FPGA switches with respect to ambient temperature variations.
Table 6 Average Power Consumption (W).
Benchmark
16 nm 22 nm 45 nm
CMOS CNFET PI (%) CMOS CNFET PI (%) CMOS CNFET PI (%)
alu4 0.0109 0.0103 5.5046 0.0099 0.0096 3.0303 0.0073 0.0072 1.3698
apex2 0.0145 0.0136 6.2069 0.0105 0.0099 5.7143 0.0081 0.0078 3.7037
apex4 0.0069 0.0065 5.7971 0.0061 0.0056 8.1967 0.0051 0.0051 1.9231
bigkey 0.0227 0.0217 4.4053 0.0211 0.0207 1.8957 0.0197 0.0190 3.5533
des 0.0139 0.0135 2.8777 0.0123 0.0120 2.4390 0.0198 0.0193 2.5252
dsip 0.0115 0.0109 5.2174 0.0106 0.0101 4.7169 0.0187 0.0181 3.2086
elliptic 0.0111 0.0101 9.0090 0.0109 0.0102 6.4220 0.0096 0.0091 5.2083
ex5p 0.0054 0.0050 7.4074 0.0061 0.0057 6.5573 0.0048 0.0047 2.0833
ex1010 0.0059 0.0048 18.644 0.0097 0.0088 9.2783 0.0035 0.0034 2.8571
frisc 0.0064 0.0055 14.062 0.0049 0.0042 14.286 0.0060 0.0058 3.3333
pdc 0.0061 0.0046 24.590 0.0073 0.0059 19.178 0.0041 0.0040 2.4390
s298 0.0075 0.0071 5.3333 0.0074 0.0069 6.7567 0.0057 0.0056 1.7544
seq 0.0061 0.0057 6.5574 0.0075 0.0071 5.3333 0.0072 0.0071 1.3889
tseng 0.0080 0.0078 2.5000 0.0064 0.0061 4.6875 0.0066 0.0064 3.0303
Average improvement 8.89% Average improvement 7.21% Average improvement 2.72%
respectively. In these tables, columns CMOS and CN-
FET show the critical path delay or the average total
power consumption of the attempted benchmarks with
CMOS-based and CNFET-based switches, respectively
and the columns DI and PI represents the improve-
ment of the worst-case delay and the average power
consumption of the CNTFET-based FPGAs compared
to the MOSFET-based FPGAs, respectively. Accord-
ing to the results of Table 5 and Table 6 using the
CNFET-based switches leads to shorter delays, specif-
ically for larger FPGAs and smaller feature sizes and
results in almost 30% improvement in terms of critical
path delay on average. In addition, it leads to reduction
of the power consumption of the FPGAs, speciﬁcally at
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smaller technology nodes.
In order to make a compromise between the delay
and the power consumption of the circuits, the power-
delay product (PDP) metric is also calculated. The
PDP of the FPGAs at 45 nm, 22 nm and 16 nm tech-
nology nodes are plotted in Fig. 7. According to the
results, the average of power-delay product in CNFET-
based FPGAs are lower than MOSFET-based FPGAs
by about 31%, 32% and 36%, at 45 nm, 22 nm and 16
nm feature sizes, respectively. It is worth mentioning
that improvement of the PDP of the FPGAs becomes
more, when the size of the FPGAs grows and the fea-
ture size decreases.
Evaluation of the leakage power dissipation
Leakage power dissipation in nano-regimes is becom-
ing a signiﬁcant contributor to the power consumption
of the CMOS circuits as the channel length, threshold
voltage and gate oxide thickness are reduced. There-
fore, feasible alternative nanotechnologies such as CN-
FETs could contribute to reduce the leakage power dis-
sipation, signiﬁcantly. Therefore, leakage power dissi-
pations are measured in addition to the total power
consumption for the FPGAs with CMOS-based and
CNFET-based switches. The result of this experiment
is shown in Table 7 for 45 nm, 22nm and 16 nm feature
sizes. In this table, column LI represents the leakage
power improvement of CNFET switches compared to
the MOS switches. It can be inferred from the results
that utilizing the CNFET-based FPGA switches leads
to extremely signiﬁcant reduction of the leakage power































































































































































































Fig. 7 PDP of FPGAs (a) At 45 nm; (b) At 22nm; and (c) At 16 nm.
Table 7 Leakage Power Dissipation (W).
Benchmark
16 nm 22 nm 45 nm
CMOS CNFET LI (%) CMOS CNFET LI (%) CMOS CNFET LI (%)
alu4 3.29E-4 6.98E-06 97.88 2.28E-4 9.41E-07 99.58 1.85E-05 4.50E-08 99.7572
apex2 4.86E-4 1.01E-05 97.92 3.36E-4 1.33E-06 99.60 2.70E-05 6.21E-08 99.77
apex4 3.62E-4 7.26E-06 97.99 2.44E-4 9.43E-07 99.61 1.91E-05 4.30E-08 99.77
bigkey 3.65E-4 8.34E-06 97.71 2.33E-4 1.13E-06 99.51 2.12E-05 2.12E-05 99.76
des 5.45E-4 1.05E-05 98.06 4.06E-4 1.38E-06 99.65 2.97E-05 5.83E-08 99.80
dsip 2.97E-4 5.95E-06 97.99 2.70E-4 1.05E-06 99.60 2.05E-05 4.80E-08 99.76
elliptic 8.42E-4 1.95E-05 97.68 5.94E-4 2.50E-06 99.57 5.00E-05 1.13E-07 99.77
ex5p 2.88E-4 6.05E-06 97.89 1.85E-4 7.74E-07 99.58 1.59E-05 3.64E-08 99.77
ex1010 1.13E-3 2.45E-05 97.83 7.98E-4 7.98E-4 99.60 6.02E-05 1.45E-07 99.75
frisc 8.81E-4 1.91E-05 97.82 6.36E-4 2.53E-06 99.60 4.90E-05 1.14E-07 99.76
pdc 1.54E-3 3.27E-05 97.87 1.11E-3 4.07E-06 99.63 8.48E-05 1.74E-07 99.79
s298 3.52E-4 7.80E-06 97.78 2.50E-4 1.05E-06 99.58 2.18E-05 5.65E-08 99.74
seq 4.29E-4 9.56E-06 97.77 2.97E-4 1.20E-06 99.59 2.39E-05 5.85E-08 99.75
tseng 1.94E-4 4.35E-06 97.75 6.41E-3 5.81E-07 99.99 1.10E-05 2.90E-08 99.73
Average improvement 97.85% Average improvement 99.62% Average improvement 99.76%
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Evaluation of the area of the FPGAs
An FPGA is composed of a two-dimensional array of
conﬁguration logic blocks and switch boxes. In regular
FPGAs, each switch box consists of a crossbar switch
structure that enables connecting the vertical and hor-
izontal routing tracks. The organization of segment-to-
segment connections inside a switch box is an impor-
tant factor in routability and performance of an FPGA.
Switch block designers typically assumed a FPGA rout-
ing structure only contained wire segments which span
a single logic block. Therefore, each input track of
a switch box can be connected to three other tracks
(Fs=3). Disjoint and Wilton, depicted in Fig. 8, are
the common switch block structures. As illustrated in
Fig. 8, a wire entering a disjoint switch block can only
connect to the other wires with the same numerical
designation via programmable switches. As a result,
potential source-destination routes in the FPGA are
isolated into distinct routing domains, limiting routing
ﬂexibility. The Wilton switch block uses the same num-
ber of routing switches as the disjoint switch block but
overcomes the domain issue by allowing for a change in
domain assignment on connections that turn. In both
structures, the number of switches for 4-channel FPGA
is 24.
As mentioned before, there are two types of switches
in each switch box, i.e. pass transistors and tri-state
buﬀers. Each pass transistor switch is an N-type tran-
sistor and each tri-state buﬀer switch has 5 transistors.
In addition, we assumed that 50% of all switches are
buﬀered which is a normal assumption in a canonical
FPGA design. Consequently, the number of transistors
used in switch boxes in an FPGA with N rows and N
columns is as follows:
Ntr = 24N
2(0.5× 5 + 0.5× 1) = 72N2 (10)
Total estimated area of MOSFET-based FPGA
witches and CNFET-based switches are compared in
Table 8. As in modern FPGAs, more than 65% of the
FPGA area is related to routing switches [1,30], it is
0 1 2 3
0 1 2 3
0 1 2 3














Fig. 8 Switch box styles (a) Disjoint (b) Wilton.
Table 8 Area of the FPGAs (μm2).
Benchmark DIM #Switch
45 nm 22 nm 16nm
CMOS CNFET CMOS CNFET CMOS CNFET
alu4 20 28800 1308.96 1218.24 627.26 443.52 355.05 267.26
apex2 23 38088 1731.10 1611.12 829.56 586.56 469.55 353.46
apex4 19 25992 1181.34 1099.46 566.11 400.28 320.43 241.21
bigkey 27 52488 2385.58 2220.24 1143.19 808.32 647.07 487.09
des 32 73728 3350.94 3118.69 1605.80 1135.41 908.92 684.20
dsip 27 52488 2385.58 2220.24 1143.19 808.32 647.07 487.09
elliptic 31 69192 3144.78 2926.82 1507.00 1065.56 853.00 642.10
ex5p 17 20808 945.72 880.18 453.20 320.44 256.52 193.10
ex1010 35 88200 4008.69 3730.86 1921.00 1358.28 1087.33 818.50
frisc 30 64800 2945.16 2741.04 1411.34 997.92 798.85 601.34
pdc 35 88200 4008.69 3730.86 1921.00 1358.28 1087.33 818.50
s298 23 38088 1731.10 1611.12 829.56 586.56 469.55 353.46
seq 22 34848 1583.84 1474.07 758.99 536.66 429.61 323.39
tseng 17 20808 945.72 880.18 453.20 320.44 256.52 193.10
Average improvement 6.93% 29.29% 24.72%
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estimated that the average area improvements of the
attempted benchmarks at 45 nm, 22 nm and 16 nm is
more than 5%, 20% and 17%, respectively. It is worth-
while mentioning that the area improvement is more
considerable for the larger FPGAs and at smaller tech-
nology nodes.
Conclusion
Routing resources are the major bottleneck in mod-
ern FPGAs that aﬀect their performance and power
consumption considerably. Utilizing CNFETs has been
reported as an eﬀective solution to alleviate the inter-
connect problems. The results of the simulations, con-
ducted in this paper, demonstrate that the CNFET-
based FPGA switches outperform the MOSFET based
ones in terms of energy eﬃciency and insusceptibil-
ity to temperature and process variations. In this pa-
per hybrid FPGA architecture is presented which takes
advantage of CNFET and MOSFET devices, concur-
rently. Experimental results show that the performance
of CNFET-based FPGAs is improved about 30% and
the average power consumption is reduced more than
6% on average. Moreover, it leads to signiﬁcant reduc-
tion of leakage power dissipation and smaller chip area.
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